二分频

//二分频的源模块 module div2( input wire clk, input wire rst_n, output reg clkout ); always @(posedge clk or negedge rst_n) begin if(rst_n == 1'b0) clkout